146 reputation
1 2 9

jbdavid

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab I manage my own home network and Linux server.. have supported linux user in conjuction with being CAD tool administrator

Top Tags (3)

Score 3
Posts 3
Score 3
Posts 2
Score 0
Posts 1

Top Posts (4) All Questions Answers | Votes Newest

Badges (12)

Gold 1

Rarest

Silver 2

Rarest

Bronze 9

Rarest