126 reputation
128
bio website ieee-jbdavid.blogspot.com
location San Jose, CA
age 53
visits member for 3 years
seen Nov 10 '10 at 9:57
stats profile views 37
Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab I manage my own home network and Linux server.. have supported linux user in conjuction with being CAD tool administrator

2
× 3
0
2
× 2
0
0
× 2
0
0
all time   by type  
9 up 1 question
0 down 8 answer