141 reputation
129
bio website ieee-jbdavid.blogspot.com
location San Jose, CA
age 55
visits member for 5 years, 7 months
seen Nov 10 '10 at 9:57
Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab I manage my own home network and Linux server.. have supported linux user in conjuction with being CAD tool administrator

Mar
21
awarded  Self-Learner
Mar
31
awarded  Famous Question
Sep
30
awarded  Student
May
19
awarded  Notable Question
Nov
10
awarded  Popular Question
Jun
26
awarded  Beta
Jun
21
awarded  Scholar
Jun
21
awarded  Editor
Jun
18
awarded  Commentator
Jun
17
awarded  Teacher
May
18
awarded  Supporter
May
17
awarded  Autobiographer