141 reputation
129
bio website ieee-jbdavid.blogspot.com
location San Jose, CA
age 55
visits member for 5 years, 1 month
seen Nov 10 '10 at 9:57
Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab I manage my own home network and Linux server.. have supported linux user in conjuction with being CAD tool administrator

141 Reputation

10 Mar 21 '13
5 Mar 12 '13
100 Oct 11 '11
+100 12:12 assoc
5 Sep 30 '11
10 Jan 19 '11
10 Jun 17 '09